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Abstract. We achieve very efficient deep learning model deployment
that designs neural network architectures to fit different hardware con-
straints. Given a constraint, most neural architecture search (NAS) meth-
ods either sample a set of sub-networks according to a pre-trained accu-
racy predictor, or adopt the evolutionary algorithm to evolve specialized
networks from the supernet. Both approaches are time consuming. Here
our key idea for very efficient deployment is, when searching the archi-
tecture space, constructing a table that stores the validation accuracy
of all candidate blocks at all layers. For a stricter hardware constraint,
the architecture of a specialized network can be very efficiently deter-
mined based on this table by picking the best candidate blocks that
yield the least accuracy loss. To accomplish this idea, we propose Pro-
gressive One-shot Neural Architecture Search (PONAS) that combines
advantages of progressive NAS and one-shot methods. In PONAS, we
propose a two-stage training scheme, including the meta training stage
and the fine-tuning stage, to make the search process efficient and sta-
ble. During search, we evaluate candidate blocks in different layers and
construct the accuracy table that is to be used in deployment. Com-
prehensive experiments verify that PONAS is extremely flexible, and is
able to find architecture of a specialized network in around 10 seconds.
In ImageNet classification, 75.2% top-1 accuracy can be obtained, which
is comparable with the state of the arts.
Keywords: Neural architecture search, progressive NAS, one-shot method,
efficient deployment
1 Introduction
Deep neural networks have brought surprising advances in various research fields.
Promising performance can be achieved if the networks are well designed and
trained based on large amounts of data. However, designing good neural networks
specific to a collection of constraints requires much domain knowledge, rich ex-
perience on model training and tuning, and a lot of time on trials and errors.
Neural architecture search (NAS) is thus important and urgently-demanded to
automate model design. Generally NAS methods can be categorized according to
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three dimensions [9]: search space, search strategy, and performance estimation
strategy. There have been a dozen of studies proposed to search for neural archi-
tectures, especially for the task of image recognition. However, they are mostly
time-consuming because of the intractable search space or expensive search strat-
egy. Moreover, most of them are not scalable to various hardware constraints so
that specialized networks should be determined and trained for each case.
Architecture searching is computationally expensive. For example, typical
NAS methods based on reinforcement learning (RL) requires tens of GPU days
[1][26]. The recent RL-based NAS method, e.g., MnasNet [22], was estimated to
require about 40K GPU hours for one specific network [4].
To reduce search efforts, dfferentiable NAS (DNAS) methods and one-shot
NAS methods emerged recently. They both can be viewed as weight sharing
approaches. Conceptually, DNAS models the search space as an architecture
distribution described by architecture parameters. The architecture distribution
is embodied by learning a supernet that is described by supernet weights. Ar-
chitecture search and model training are tightly coupled. After the supernet is
constructed, the optimal architectures are sampled from the trained distribu-
tion. However, the network sampled from the architecture distribution is only
suitable to a specific hardware constraint. This makes DNAS less scalable. The
FBNet [23] is a differentiable NAS framework that largely speeds up searching
for a specific network in 216 GPU hours. But if we need N different networks
specific to N different constraints, 216×N GPU hours are still needed.
In contrast to DNAS, one-shot NAS methods [10][3][2] decouple model train-
ing from architecture search. A supernet, or once-for-all (OFA) network [3], is
trained to flexibly support different sub-networks with different depths, widths,
kernel sizes, and resolutions. Given hardware and/or latency constraints, a sub-
set of sub-networks are sampled according to a pre-trained accuracy predictor
[3], or are evolved through an evolutionary algorithm [10]. However, training an
accuracy predictor is still expensive (40 GPU hours mentioned in [3]). The time
needed to execute the evolutionary algorithm [10] is considerable, too.
We conclude two problems in previous weight sharing NAS approaches:
– High cost of supernet training: Training a supernet needs a lot of computa-
tion resource and search time.
– High cost of sub-network specialization: No matter DNAS or one-shot NAS,
considerable time is needed to do network specialization.
In this work, we propose Progressive One-shot Neural Architecture Search
(PONAS) that combines the advantages of progressive NAS and the one-shot
method. Progressive NASs like [16] and [8] construct convolutional neural net-
works (CNNs) by stacking some predefined numbers of cells. The best structure
of the cell is searched by progressively expanding blocks (operations). The de-
termined best cell then acts as a layer. The structure of each layer, therefore,
keeps the same. In the proposed PONAS, instead of searching the best cell, we
search the best block for each layer progressively. In this way, structures of dif-
ferent layers may be different, and richer expressivity may be obtained. To tackle
the first problem mentioned above, we propose a two-stage training scheme that
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separates the searching process into the meta training stage and the fine-tuning
stage to make the search process more efficient and stable.
In the progressive search process, we construct an accuracy table that stores
validation accuracy of each candidate block in each layer. Given a hardware
constraint, a specialized network can be evolved by the evolutionary algorithm.
This evolution is extremely efficient because only simple table lookup is needed to
estimate performance of any specialized network. In our experiment, architecture
of a specialized network can be determined in around 10 seconds. This approach
largely resolves the second problem mentioned above.
Notice that, in contrast to FBNet [23] where sub-networks are sampled from
a supernet, we directly derive a network specific to the hardware constraint
according to the information obtained during the search process of PONAS.
This strategy enables us to get multiple specific networks very efficiently based
on the accuracy table that only needs to be constructed once.
2 Related Works
Because the formulation of NAS is similar to reinfocement learning (RL), early
NAS methods were firstly proposed based on it. However, such approaches are
very computationally expensive. A variety of methods were thus proposed based
on progressive learning or weight sharing to reduce computational cost. In the
following, we only focus on related works on these two approaches.
2.1 Progressive Neural Architecture Search
Progressive NAS (PNAS) methods [8][16] search the architecture space in a
progressive way. A sequential model-based optimization (SMBO) strategy [13] is
adopted to search for architectures in the order of increasing complexity, while a
surrogate model is learnt simultaneously to guide the search. Starting from the
first cell, all possible block structures are trained and evaluated. Each of them is
then expanded by adding all possible blocks, which largely enlarges the search
space. To reduce search time, a performance predictor is trained to evaluate all
these extensions, and then only the top blocks are retained. According to [16],
this approach is about 8 times faster than the RL-based method [27] in terms of
total compute.
Inspired by PNAS, we also adopt the idea of progressive learning. But dif-
ferent from the SMBO strategy, we construct an accuracy table rather than
building a surrogate model as a performance predictor.
2.2 Weight Sharing Neural Architecture Search
Many recent NAS approaches are conceptually based on weight sharing [4] [17]
[23] [6] [24]. The main idea is constructing a supernet to represent the entire
search space. Such methods can be generally divided into two categories: differ-
entiable NAS and one-shot NAS.
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Differentiable NAS [23][4][17] views the search space as an architecture dis-
tribution described by architecture parameters. Architecture parameters are op-
timized when training a supernet. After supernet training, the optimal archi-
tectures are sampled from the trained distribution. Instead of searching over a
discrete set of candidate architectures, Liu et al. [17] relaxed the search space
from discrete to continuous, and thus the gradient descent algorithm can be
adopted to find the optimal architecture. Cai et al. [4] binarized the architecture
parameters and forced only one path to be active when training the supernet,
which reduces the required GPU memory. Wu et al.[23] used the Gumbel softmax
technique [14] to find the optimal distribution of architecture parameters.
One-shot NAS [2][10][3][6] considers the trained supernet as an evaluator to
predict performance of all sub-networks. After training a supernet, one-shot NAS
can adopt random sampling, evolutionary algorithms, or reinforcement learning
to derive multiple specific networks conforming to different constraints without
retraining the supernet. Using the trained supernet as the performance evaluator,
Guo et al. [10] used an evolutionary algorithm to find the optimal architecture
for the given constraint. Cai et al. [3] sampled a set of sub-networks to train an
accuracy predictor. This guides architecture search to get a specialized network.
Chu et al. [6] pointed out the problem of biased evaluation, which is prone
to misjudgments of candidate architectures. They thus proposed to fairly train
candidate blocks to get a supernet as a reliable performance evaluator.
3 Progressive One-Shot Neural Architecture Search
Progressive NAS [8] [16] adopted the SMBO strategy to search for the best
structure of the cell by progressively expanding blocks (operations). Inspired by
progressive search, the proposed PONAS also searches the architecture progres-
sively, but PONAS directly searches for the best network layer by layer. More
importantly, the accuracy table constructed in PONAS process facilitates effi-
cient network specialization without a surrogate model for accuracy prediction.
3.1 Overview
Previous Network Specialization. Denote the weights of a supernet A as
WA. Each sampled architecture a inherits weights from WA. Given a constraint
C, previous one-shot NAS methods [10][6] achieved network specialization by
finding the best sub-network a∗ that yields the highest accuracy and fits the
constraint C. That is,
a∗ = argmax
a∈A
ACCval(WA, a),
s.t. Cost(a∗) ≤ C,
(1)
where ACCval(WA, a) is the validation accuracy yielded by the architecture
a. The network deployment process mentioned in Eqn. (1) is time consuming
because the validation accuracy of sub-networks a’s should be calculated case
by case.
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The Proposed Process. Instead of calculating validation accuracy in each de-
ployment, we propose to build an accuracy table when constructing the supernet.
With this table, very efficient network deployment can be achieved because only
simple table lookup is needed.
Denote the weights of the l-th layer as W (l), and the i-th candidate block
in the l-th layer as B
(l)
i . A candidate block is a set of settings of operations,
which may include different kernel sizes, expansion settings, and so on. When
constructing the supernet, we would like to find the architecture as a stack of
blocks that yields the highest accuracy. For the l-th layer, the best block is
determined by
i∗ = argmax
i=1,2,...,I
ACCval(WAˆ(l) , aB(l)i
), (2)
where Aˆ(l) is a supernet containing all candidate blocks in the l-th layer, while
containing the default block in all other layers (details will be given in Sec. 3.2).
The term a
B
(l)
i
is a sub-network taking the block B
(l)
i in the l-th layer, which is
sampled from Aˆ(l). The term I is the total number of candidate blocks in a layer.
By finding the best blocks B
(1)
i∗ , B
(2)
i∗ , ..., B
(L)
i∗ in layers 1 to L progressively, we
can stack them to construct the supernet, denoted as [B
(1)
i∗ → B(2)i∗ → · · · →
B
(L)
i∗ ].
When finding the best architecture of the supernet, we simultaneously con-
struct the accuracy table T that stores the validation accuracy of all candidate
blocks at all layers:
T [l, i] = ACCval(WAˆ(l) , aB(l)i
), l = 1, ..., L; i = 1, ..., I. (3)
Given a constraint C, we can get the specific network a∗ that maximizes the
accuracy and fits the constraint C by checking the accuracy values stored in T .
I∗ = argmax
i∈I
T (l, i),
s.t. Cost(aI∗) ≤ C,
(4)
where I is the set of indices of candidate blocks in all layers. The meaning of
Eqn. (4) is that we want to find the best sequence of blocks I∗ = (i(1), i(2), ..., i(L))
among all combinations such that the architecture aI∗ yields the highest accu-
racy and fits the constraint C simultaneously. The term i(j) denotes the index
of the candidate block B
(j)
i(j)
at the j-th layer.
The main difference between Eqn. (4) and Eqn. (1) is that we do not need
to calculate or estimate validation accuracy on the fly, but just need to look at
the accuracy table. We adopt the genetic algorithm to find the best sequence
among all combinations. Because only table lookup is needed, finding the best
sub-network architecture usually can be done in 10 seconds.
In this work, the setting of the architecture search space is inspired by [4].
The backbone of candidate block is mobile inverted bottleneck convolution (MB-
Conv) [20] with kernel sizes {3,5,7} and expansion {3,6} in depthwise convolu-
tion. The squeeze-and-excite [12] module is considered to be employed or not
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Table 1. Macro-architecture of the search space. MBConv E1 3× 3 denotes MBConv
with kernel size 3 and expansion 1. ”Repeat” denotes the number of layers repeat with
the corresponding settings.
Input shape Block Output channel Repeat Stride
2242 × 3 Conv 3 × 3 32 1 2
1122 × 32 MBConv E1 3× 3 16 1 1
1122 × 16 Candidate Block 32 1 2
562 × 32 Candidate Block 32 1 1
562 × 32 Candidate Block 40 1 2
282 × 40 Candidate Block 40 3 1
282 × 40 Candidate Block 80 1 2
142 × 80 Candidate Block 96 4 1
142 × 96 Candidate Block 96 3 1
142 × 96 Candidate Block 192 1 2
72 × 192 Candidate Block 320 4 1
72 × 320 Candidate Block 1280 1 1
72 × 1280 Avg pool 7× 7 - 1 1
1280 Fully Connected 1000 1 -
to expand the search space. Therefore, we have I = 3 × 2 × 2 = 12 types of
candidate blocks for each layer. The number of layers to be constructed is set to
L = 19. Accordingly, our search space has a size of 1219 in total. Particularly,
the macro-architecture of the search space is illustrated in Table 1.
3.2 Two-stage Training
Weight sharing approaches like [23][10][6][17] and our approach mentioned in
Sec. 3.1 need to construct a generic network (supernet), and then sub-networks
are sampled or derived from it to conform to constraints. However, training a
supernet needs a lot of computation resource and search time. In [23], for exam-
ple, constructing the supernet needs to consider all combinations of candidate
blocks in the search space, as illustrated in the left of Fig. 1(a). This makes
the structure of the supernet quite complex and thus much resource is required.
Some recent works [21][5] use the super kernel to encode all candidate blocks
into one block, and search the best distribution of architecture parameters to
get the best sub-network. But these approaches give rise to the coupling problem
mentioned in [10].
To reduce the cost of training a supernet, we propose a two-stage training
scheme. This training scheme is compatible to be integrated with other weight
sharing NASs. The first stage of this scheme is called meta training stage, and
the second stage is called fine-tuning stage.
In the meta training stage, we construct a meta network which is the largest
network in the search space. In each layer of the so-called largest network, only
the candidate block with the largest convolution kernel, expansion, and enabled
squeeze-and-excite module is used, i.e., kernel size = 7, expansion = 6, with
squeeze-and-excite module enabled. Let BG denote the largest block in the fol-
lowing. Fig. 1(a) illustrates the difference between a supernet and the proposed
meta network. The meta network is a single path consisting of the concatena-
PONAS 7
(a)
(b)
Fig. 1. (a) The main difference between a supernet and the proposed meta network
is that the former consists of multiple paths of blocks, and the later is single-path.
(b) Our two-stage training scheme. In the meta training stage, we only train meta
network which is constructed by the largest candidate block. In the fine-tuning stage,
we progressively fine-tune the meta network to construct the accuracy table.
tion of BG’s, and a supernet is a network consisting of multiple paths of various
blocks. Training the meta network is thus easier.
Training the meta network acts as finding good initialization parameters
based on the largest block. To further elaborate the network, we propose to
progressively fine-tune the meta network by finding the best block for each layer.
Instead of constructing the entire supernet as the left of Fig. 1(a), we only replace
BG of one layer by 12 candidate blocks each time to construct the supernet
Aˆ(l). For example, to fine-tune the first layer, the default block BG is replaced
by candidate blocks (B1, B2, ..., B12), and the 2nd layer to the 19th layer keep
using the default block BG (with the parameters discovered in the meta learning
stage) to construct Aˆ(1). The supernet Aˆ(1) is fine-tuned based on the training
data with strict fairness [6], respectively. Let [Bi → BG → · · · → BG] denote the
specific network from Aˆ(1) where the block in the first layer is Bi, followed by
BG’s. The validation accuracy of each specific network is evaluated and stored
in the accuracy table T [1, 1 : 12], which will play an important role in network
specialization described later.
Assume that whenBG replaced by the candidate blockB
(1)
∗ ∈ {B1, B2, ..., B12},
the specific network yields the highest validation accuracy. This network is de-
noted as [B
(1)
∗ → B(2)G → · · · → B(19)G ]. When we try to fine-tune the sec-
ond layer, parameters of the supernet Aˆ(2), [B
(1)
∗ → B(2)1 → · · · → B(19)G ],
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[B
(1)
∗ → B(2)2 → · · · → B(19)G ], ..., [B(1)∗ → B(2)12 → · · · → B(19)G ], are updated
based on the training data. In the same way, the validation accuracy of each spe-
cific network from Aˆ(2) is evaluated and stored in the accuracy table T [2, 1 : 12].
We progressively find the best candidate block for each layer, and store all
validation accuracy values in the accuracy table T . The progressive fine-tuning
process is illustrated in Fig. 1(b). After fine-tuning all layers, we finally get the
network [B
(1)
∗ → B(2)∗ → · · · → B(19)∗ ] and the accuracy table T .
The parameters of smaller candidate blocks (B1, B2, ..., B12) are initialized
by the parameter of the largest block BG. Fig. 1(b) illustrates how we crop
parameters of the largest block BG to get the parameters of all smaller blocks.
With such initialization, we just need to fine-tune for a few epochs rather than
lots of epochs from random initialization. This idea is similar to progressive
shrinking mentioned in [3].
3.3 Network Specialization in the Accuracy Loss Domain
Given a constraint, previous one-shot methods derived a specific network based
on the evolutionary algorithm [10][3]. These methods flexibly support different
constraints and only need to train the supernet once. However, the evolutionary
method proposed in Guo et al.[10] required much time in measuring validation
accuracy of the population, and the method proposed in Cai et al.[3] needed to
train an accuracy predictor to measure validation accuracy of 16K sub-networks.
In our work, we employ the accuracy table T as the performance evaluator in
the network specialization process.
A problem from Eqn. (4) arises when comparing with the validation accuracy
of candidate blocks in different layers. Candidate blocks in different layers are not
directly comparable because different levels of information is learnt. Therefore,
we argue that they should be compared in a domain commonly for different lay-
ers. Chu et al. [6] pointed out that different choice blocks of the same layer learn
similar feature maps on the corresponding channel. Inspired by this observation,
we propose to represent performance of each candidate block as the accuracy loss
from the best block at the corresponding layer. For example, let t
(l)
1 , t
(l)
2 , ..., t
(l)
12
be the validation accuracy (evaluated in the training process and stored in the
accuracy table T ) of the candidate blocks B
(l)
1 , B
(l)
2 , ..., B
(l)
12 at the l-th layer, and
let t
(l)
∗ denote the best accuracy yielded by B
(l)
∗ , the accuracy loss is calculated
as ∆t(l) = (t
(l)
1 − t(l)∗ , t(l)2 − t(l)∗ , ..., t(l)12 − t(l)∗ ) = (∆t(l)1 , ∆t(l)2 , ...,∆t(l)12 ). In this
way, we calculate ∆t(1), ...,∆t(19), and transform the performance of candidate
blocks in different layers into the accuracy loss domain.
We then can construct the accuracy loss table Td[l, :] = [∆t
(1);∆t(2); ...;∆t(L)].
Based on Td, we make an assumption that the accuracy loss of candidate blocks
can quantify importance of candidate blocks in different layers. With the accu-
racy loss table Td, we can reformulate Eqn. (4) as
I∗ = argmin
i∈I
Td(l, i),
s.t. Cost(aI∗) ≤ C.
(5)
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Fig. 2. The Maximum accuracy losses in different layers. We argue that they can be
the indicators to decide the block to be replaced first.
Fig. 2 shows the largest accuracy losses maxi(t
(j)
i ) at different layers. As
can be seen, different layers learn different information and yield varied accu-
racy losses. For the layer with smaller accuracy loss, performances of different
candidate blocks in this layer are similar. Therefore, when we do network spe-
cialization, we prefer to replace BG by other smaller blocks so that less resource
is needed but the validation accuracy just decreases slightly.
The optimization problem mentioned in Eqn. (5) is solved by the genetic algo-
rithm. We represent an architecture sampled from the supernet as a chromosome
of length 19. A chromosome (g(1), g(2), ..., g(19)) denotes the block indices of the
sub-network constituted by (B
(1)
g(1)
), B
(2)
g(2)
), ..., B
(19)
g(19)
). We randomly initialize 20
chromosomes in the first population. The cost of each chromosome is calculated
based on the accuracy loss table Td, i.e.,
∑19
l=1 Td(l, g
(l)). The top 10 chromo-
somes that yields the least accuracy loss are selected and grouped into 5 pairs,
which are viewed as parent chromosomes. For each pair, a position from 1 to 19
(length of a chromosome) is randomly selected for the crossover operation. Five
pairs of children are generated after crossover. For each of this child chromo-
some, the index of each position may randomly mutate to another index with
probability 0.1. After crossover and mutation, these 10 chromosomes and the 10
parent chromosomes form the second-generation population. Notice that, after
each crossover and mutation, the resultant chromosome is checked if it fits the
constraint C. If not, another crossover or mutation operation will be conducted
to make new chromosomes. In this work, the same evolution process iterates for
1,000 generations, and the best chromosome in the whole process is picked to
represent the architecture of the desired specialized network.
4 Experiments
4.1 Experimental Settings
Datasets. We perform all experiments based on the ImageNet dataset [7]. Same
as the settings in previous works [6][10][4][22], we randomly sample 50,000 images
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(50 images for each class) from the training set as our validation set, and the
rest is kept as our training set. The original validation set is taken as our test
set to measure the final performance of each model.
Training Hyperparameters. We train the meta-network for 50 epochs us-
ing batch size 256 and adopt the stochastic gradient descent optimizer with a
momentum of 0.9 and weight decay of 4 × 10−5, based on data with standard
augmentation (random resizing, cropping, and flipping). We set the initial learn-
ing rate to be 0.1, and decay 10x at 20 and 40 epochs. For the fine-tuning stage
of PONAS, we follow the same strategy as that for meta training. But we only
fine tune each layer for 3 epochs and set the initial learning rate to be 0.001
without any decay setting.
After determining the architecture of a specific network that conforms to the
given constraint, we train the specific network using the standard SGD optimizer
with Nesterov momentum 0.9 and weight decay 4e−5. The initial learning rate
is 0.045, and we use the cosine scheduler [18] for learning rate decay. We use 4
NVIDIA GTX 1080Ti GPUs for training.
4.2 ImageNet Classification
Three specific models, named as PONAS-A, PONAS-B, and PONAS-C, are spe-
cialized from the supernet according to the accuracy loss table to meet different
requirements. It is worth noting again that we only need to search the accuracy
loss table and require very little deploy time for finding specific networks. The
result is shown in Table 2. As can be seen, the proposed PONAS requires simi-
lar search time to the most recent weight sharing approaches [6][4][23]. However,
thanks to the design of the accuracy loss table, we achieve the one-shot property
[10][6][3], and the time for deploy can be almost ignored. Overall, the top-1 ac-
curacies are 74.67%, 74.95%, and 75.2% for PONAS-A, -B, and -C, respectively,
which are quite comparable with the state of the arts (FairNAS [6]).
Fig. 3 shows architectures of PONAS-A, PONAS-B, and PONAS-C. Notice
that the three models tend to choose high expansion rates and large kernel at
more important layers (the layers with larger accuracy losses, see Fig. 2), which
tends to improve performance. On the other hand, to reduce computational
complexity, the three models tend to choose the block with small expansion rate
at less important layers.
Fig. 4 shows the evolution curves of finding architectures of three specific
models, PONAS-A, PONAS-B, and PONAS-C. Thanks to the accuracy table,
we can evolve more generations to get the network with lower accuracy loss.
4.3 Ablation Studies
Efficiency of Two-stage Training. For fair comparison of the proposed two-
stage training and FairNAS [6], which directly trained the entire supernet from
random initialization with strict fairness, we train both methods for 50 epochs
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Table 2. ImageNet classification performance comparison with the SOTA models.
Model
Search
method
Search
space
Search
dataset
Search
GPU hours
Deploy
GPU hours
Params(M) FLOPs(M)
Top-1
acc(%)
MobileNetV2 [20] manual - - - - 3.4 300 72.0
MobileNetV2(1.4X) [20] manual - - - - 6.9 585 74.7
ShuffleNetV2(1.5X) [19] manual - - - - 3.5 299 72.6
PNASNet [16] SMBO Cell CIFAR-10 - - 5.1 588 74.2
DPP-Net-Panacea [8] SMBO Cell CIFAR-10 - - 4.8 523 74.02
DARTS [17] gradient Cell CIFAR-10 96 96N 4.7 574 73.3
FBNet-A [23] gradient layer ImageNet 216 216N 4.3 249 73.0
FBNet-B [23] gradient layer ImageNet 216 216N 4.5 295 74.1
FBNet-C [23] gradient layer ImageNet 216 216N 5.5 375 74.9
SinglePath NAS [21] gradient layer ImageNet 30 30N 4.3 365 75.0
SinglePath OneShot [10] evolution layer ImageNet 288 24N - 328 74.7
OFA w/ PS [3] evolution layer ImageNet 1200 40 - 230 76.00
ProxylessNAS-R [4] RL layer ImageNet 200 200N 4.1 320 74.6
MnasNet-A1 [22] RL stage ImageNet 40K 40KN 3.9 312 75.2
MnasNet-A2 [22] RL stage ImageNet 40K 40KN 4.8 340 75.6
MobileNetV3-Large [11] RL stage ImageNet 40K - 5.4 219 75.2
MobileNetV3-Small [11] RL stage ImageNet 40K - 2.9 66 67.4
FairNas-A [6] RL layer ImageNet 240 48 4.4 321 74.69
FairNas-B [6] RL layer ImageNet 240 48 4.5 345 75.10
FairNas-C [6] RL layer ImageNet 240 48 4.6 388 75.34
PONAS-A evolution layer ImageNet 210 ∼ 0 5.1 326 74.67
PONAS-B evolution layer ImageNet 210 ∼ 0 5.1 349 74.95
PONAS-C evolution layer ImageNet 210 ∼ 0 5.6 376 75.2
Fig. 3. Architectures of PONAS-A, -B, -C from top to down. MBE3 and MBE6 denote
the mobile inverted bottleneck convolution layers with expansion ratios 3 and 6, re-
spectively. KX denotes the kernel size of X. se denotes whether the squeeze-and-excite
[12] module is used. The orange blocks are predefined blocks before searching.
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Fig. 4. Evolution curves of the network specialization process for finding architectures
of PONAS-A, -B, and -C.
and set the initial learning rate as 0.1, and decay 10x at 20 and 40 epochs. For
two-stage training, we train 30 epochs for the meta training stage and another
20 epochs for the fine-tuning stage. Instead of progressively fine tuning each
layer mentioned in Sec. 3.2, we fine tune the entire supernet for fair comparison
with FairNAS. The reason to compare with FairNAS is that we both train the
supernet with the strict fairness property [6].
Fig. 5(a) shows the relationship between top-1 validation accuracy and train-
ing epochs. Basically both methods get increasing accuracy as the number of
training epoch increases. For the proposed two-stage training, the validation ac-
curacy drops at the beginning of the fine-tuning stage but rises gradually after
a few epochs. After 50 epochs, the proposed two-stage training reaches up to
69%, which is 1% higher than FairNAS. Fig. 5(b) shows comparison in terms of
total GPU hours required for training a supernet. In the meta training stage,
the two-stage training scheme is 1.35 times faster than because of the simple
architecture of the meta network.
Analysis of the Accuracy Loss Domain. We purposely sample six different
architectures, train six specialized networks from scratch, and then evaluate
them. Fig. 6 shows the relationship between an architecture’s accuracy loss (from
the table Td) and the real validation accuracy. We see that these two factors
positively correlated. Inspired by [25], we adopt the Kendall rank correlation
coefficient [15] to measure the correlation. According to the values in Fig. 6, the
Kendall’s τ value is τ = 0.733. This means the architecture with less predicted
accuracy loss really yields higher validation accuracy, and verifies the assumption
we made in Sec. 3.3.
Importance of Different Layers. To verify the assumption that the accuracy
loss of candidate blocks can quantify importance of candidate blocks in different
layers, we specialize three models from the supernet. First, for each layer of the
supernet, we purposely replace the block with one candidate block that yields the
PONAS 13
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Fig. 5. Comparison between the two-stage training and FairNAS [6]. The black dash
line denotes the beginning of the fine-tuning stage in two-stage training. (a) The evo-
lution of validation accuracies of two methods. (b) The total time required to train the
supernets in the manners based on two-stage training and random initialization used
in FairNAS.
Table 3. Impact of different layers on performance. The network most importance
achieves the highest accuracy with the least FLOPs.
Model FLOPs(M)
Top-1
accuracy (%)
worst 279 73.4
worst+least importance 305 73.8
worst+most importance 295 73.9
largest accuracy loss. This model is called the worst specific network. Second, we
then purposely replace the block in the least important layer of the worst specific
network with the best candidate block in that layer to construct the network
called worst+least importance. Third, we also replace the block in the most
important layer of the worst specific network with the best candidate block in
that layer, and obtain a new specific network called worst+most importance. For
fair comparison, we actually replace the two least important layers in worst+least
importance to achieve similar FLOPs with worst+most importance.
We train the three models for 150 epochs under the same setting in Sec. 4.1
and show the result in Table 3. As expected, the worst specific network obtains
the worst performance. When the worst network is transformed to worst+least
importance, top-1 accuracy boosts to 73.8%. When the worst network is trans-
formed to worst+most importance, the highest accuracy (73.9%) with less FLOPs
can be obtained. The differences on accuracy and FLOPs show the impact of
importance of different layers. Fig. 7 shows the evolution of top-1 validation
accuracy of these networks. The worst+most importance model has higher con-
vergence speed than other networks.
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Fig. 6. The relationship between valida-
tion accuracies of six models and their as-
sociated predicted accuracy losses.
Fig. 7. The top-1 validation accuracies of
three different networks.
In summary, using better blocks at more important layers is more efficient
than that at less important layers. From both Table 3 and Fig. 2, we found that
layers with different numbers of channels for input and output have larger accu-
racy loss and are more impactful to final performance. This observation shows
that the accuracy loss of candidate blocks can quantify importance of candidate
blocks in different layers.
5 Conclusion
We present a progressive one-shot neural architecture search method which
searches the best block in each layer progressively to construct the supernet.
When constructing the supernet, we also build a table called accuracy table to
store the validation accuracy of each candidate block in each layer. By transform-
ing the accuracy table into the accuracy loss domain, candidate blocks in differ-
ent layers are comparable, and importance of different layers can be measured.
Given a constraint, we can simply check the accuracy table to see performance
of various specialized architectures and find a specific architecture in around 10
seconds. This is much more efficient than previous one-shot NAS. To speed up
and stabilize supernet training, we propose a two-stage training approach, in-
cluding the meta training stage and the fine-tuning stage. We demonstrate that
two-stage training is more stable and converges faster than previous approaches
that train the supernet from random initialization. In the evaluation, we show
that the proposed PONAS can achieve the state-of-the-art performance with
very low-cost deployment.
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